Regviz

Microchip Technology /ATSAME53J18A /PDEC /INTENSET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTENSET

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAME51J19A/PDEC/INTENSET#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0 (OVF)OVF 0 (ERR)ERR 0 (DIR)DIR 0 (VLC)VLC 0 (MC0)MC0 0 (MC1)MC1

Description

Interrupt Enable Set

Fields

OVF

Overflow/Underflow Interrupt Enable
ERR

Error Interrupt Enable
DIR

Direction Interrupt Enable
VLC

Velocity Interrupt Enable
MC0

Channel 0 Compare Match Enable
MC1

Channel 1 Compare Match Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data